count23.asm.rpt
上传用户:sh57280931
上传日期:2022-08-10
资源大小:285k
文件大小:8k
源码类别:

VHDL/FPGA/Verilog

开发平台:

VHDL

  1. Assembler report for count23
  2. Wed Mar 04 15:53:18 2009
  3. Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version
  4. ---------------------
  5. ; Table of Contents ;
  6. ---------------------
  7.   1. Legal Notice
  8.   2. Assembler Summary
  9.   3. Assembler Settings
  10.   4. Assembler Generated Files
  11.   5. Assembler Device Options: C:/Users/QY/Desktop/VHDL/count23/count23.sof
  12.   6. Assembler Device Options: C:/Users/QY/Desktop/VHDL/count23/count23.pof
  13.   7. Assembler Messages
  14. ----------------
  15. ; Legal Notice ;
  16. ----------------
  17. Copyright (C) 1991-2007 Altera Corporation
  18. Your use of Altera Corporation's design tools, logic functions 
  19. and other software and tools, and its AMPP partner logic 
  20. functions, and any output files from any of the foregoing 
  21. (including device programming or simulation files), and any 
  22. associated documentation or information are expressly subject 
  23. to the terms and conditions of the Altera Program License 
  24. Subscription Agreement, Altera MegaCore Function License 
  25. Agreement, or other applicable license agreement, including, 
  26. without limitation, that your use is for the sole purpose of 
  27. programming logic devices manufactured by Altera and sold by 
  28. Altera or its authorized distributors.  Please refer to the 
  29. applicable agreement for further details.
  30. +---------------------------------------------------------------+
  31. ; Assembler Summary                                             ;
  32. +-----------------------+---------------------------------------+
  33. ; Assembler Status      ; Successful - Wed Mar 04 15:53:18 2009 ;
  34. ; Revision Name         ; count23                               ;
  35. ; Top-level Entity Name ; count23                               ;
  36. ; Family                ; Stratix II                            ;
  37. ; Device                ; EP2S15F484C3                          ;
  38. +-----------------------+---------------------------------------+
  39. +--------------------------------------------------------------------------------------------------------+
  40. ; Assembler Settings                                                                                     ;
  41. +-----------------------------------------------------------------------------+----------+---------------+
  42. ; Option                                                                      ; Setting  ; Default Value ;
  43. +-----------------------------------------------------------------------------+----------+---------------+
  44. ; Use smart compilation                                                       ; Off      ; Off           ;
  45. ; Maximum processors allowed for parallel compilation                         ; 1        ; 1             ;
  46. ; Generate compressed bitstreams                                              ; On       ; On            ;
  47. ; Compression mode                                                            ; Off      ; Off           ;
  48. ; Clock source for configuration device                                       ; Internal ; Internal      ;
  49. ; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
  50. ; Divide clock frequency by                                                   ; 1        ; 1             ;
  51. ; JTAG user code for target device                                            ; Ffffffff ; Ffffffff      ;
  52. ; Auto user code                                                              ; Off      ; Off           ;
  53. ; Configuration device                                                        ; Auto     ; Auto          ;
  54. ; JTAG user code for configuration device                                     ; Ffffffff ; Ffffffff      ;
  55. ; Configuration device auto user code                                         ; Off      ; Off           ;
  56. ; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
  57. ; Generate Raw Binary File (.rbf) For Target Device                           ; Off      ; Off           ;
  58. ; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
  59. ; Hexadecimal Output File start address                                       ; 0        ; 0             ;
  60. ; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
  61. ; Release clears before tri-states                                            ; Off      ; Off           ;
  62. ; Auto-restart configuration after error                                      ; On       ; On            ;
  63. ; Maintain Compatibility with All Stratix II MRAM Versions                    ; Off      ; Off           ;
  64. ; Use Checkered Pattern as Uninitialized RAM Content                          ; Off      ; Off           ;
  65. ; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
  66. ; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
  67. ; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
  68. ; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
  69. +-----------------------------------------------------------------------------+----------+---------------+
  70. +----------------------------------------------+
  71. ; Assembler Generated Files                    ;
  72. +----------------------------------------------+
  73. ; File Name                                    ;
  74. +----------------------------------------------+
  75. ; C:/Users/QY/Desktop/VHDL/count23/count23.sof ;
  76. ; C:/Users/QY/Desktop/VHDL/count23/count23.pof ;
  77. +----------------------------------------------+
  78. +------------------------------------------------------------------------+
  79. ; Assembler Device Options: C:/Users/QY/Desktop/VHDL/count23/count23.sof ;
  80. +----------------+-------------------------------------------------------+
  81. ; Option         ; Setting                                               ;
  82. +----------------+-------------------------------------------------------+
  83. ; Device         ; EP2S15F484C3                                          ;
  84. ; JTAG usercode  ; 0xFFFFFFFF                                            ;
  85. ; Checksum       ; 0x00277C1B                                            ;
  86. +----------------+-------------------------------------------------------+
  87. +------------------------------------------------------------------------+
  88. ; Assembler Device Options: C:/Users/QY/Desktop/VHDL/count23/count23.pof ;
  89. +--------------------+---------------------------------------------------+
  90. ; Option             ; Setting                                           ;
  91. +--------------------+---------------------------------------------------+
  92. ; Device             ; EPC16                                             ;
  93. ; JTAG usercode      ; 0xFFFFFFFF                                        ;
  94. ; Checksum           ; 0x1EF5B81A                                        ;
  95. ; Compression Ratio  ; 3                                                 ;
  96. +--------------------+---------------------------------------------------+
  97. +--------------------+
  98. ; Assembler Messages ;
  99. +--------------------+
  100. Info: *******************************************************************
  101. Info: Running Quartus II Assembler
  102.     Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
  103.     Info: Processing started: Wed Mar 04 15:53:12 2009
  104. Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off count23 -c count23
  105. Info: Writing out detailed assembly data for power analysis
  106. Info: Assembler is generating device programming files
  107. Info: Quartus II Assembler was successful. 0 errors, 0 warnings
  108.     Info: Allocated 196 megabytes of memory during processing
  109.     Info: Processing ended: Wed Mar 04 15:53:18 2009
  110.     Info: Elapsed time: 00:00:06