-
-
bch155.rar
一种纠3错BCH译码器的FPGA设计文章基于一种较新颖的纠3错BcH码逐步译码算法和结构原型，提出了BCH
译码器的完整实用化结构，采用FPeA设计并实现了纠3错BCH(31，16)译码器。该译码
方案的特点是主体结构通用、资源占用少、运行速度高，非常适合于需要对传输帧的帧头实
施特殊保护的数据传输应用场合。
主题词壁垒旦堡璺塑三堡￡里堡垒
O 引
-
BCH_HDL_ENCODER.rar
Syntetizable source code of VHDL BCH(1023,1013) encoder. This scheme used by DTMB standart and produce ten redundancy bit on 125 cycles because bus width of 8 bits.
-
-
-
-
xinxilunshiyuanbaogao.rar
信息论的课程实验报告实验一 信道容量的迭代算法程序设计………………….4
实验二 唯一可译码判决准则…………………………… 9
实验三 Huffman 编码方案程序设计…………………15
实验四 LZW编码方案程序设计…………………… 20
实验五 Shanoon编码方案程序设计………………… 23
实验六 循环码的软件编、译码实验…………………….27
实验七 BCH码最大似然译码器设计………………… 31
-
Channel_Codes.rar
This book includes BCH codes, Reed–Solomon codes, convolutional codes, finite-geometry
codes, turbo codes, low-density parity-check (LDPC) codes, and product codes.
However, the title has a second interpretation. While the majority of this book is
on ...
-
-
-
Full_parallel_architecture_for_turbo_decoding_of_
... when using product codes as error correcting codes, is
proposed. This architecture is able to decode product codes using
binary BCH or m-ary Reed-Solomon component codes. The major
advantage of our architecture is that it enables the memory blocks
...
-
Go To English Version 超过100万源码资源，1000万源码文件免费下载
