-
-
-
-
-
-
sd_IP.rar
... can just read data using 1 bit SD mode.
I have written this core for NIOS2 CPU, Cyclone, but I think it can works
with other FPGA or CPLD. Better case for this core is SD clock = 20 MHz and
CPU clock = 100 MHz (or in the ratio 1:5). If you have a wish ...
-
-
-
-
-
-
Go To English Version 超过100万源码资源，1000万源码文件免费下载
